- #IET COMPUTER AND DIGITAL TECHNIQUES FULL#
- #IET COMPUTER AND DIGITAL TECHNIQUES VERIFICATION#
- #IET COMPUTER AND DIGITAL TECHNIQUES SOFTWARE#
With increasing complexity of ICs, there are various challenges associated with the clock that have emerged. Synchronous design requires the use of a clock signal that is used to synchronize the various storage elements in the circuit.
![iet computer and digital techniques iet computer and digital techniques](https://www.southampton.ac.uk/sites/default/files/styles/banner_medium/public/2021-05/electronic-engineering-computer-systems-degree.jpg)
Synchronous design is predominantly used in the semiconductor industry for Integrated Chip (IC) design.
#IET COMPUTER AND DIGITAL TECHNIQUES VERIFICATION#
Our second significant contribution in this project was towards the verification of asynchronous circuits. The broader impact of the research work was that it opens up a whole new pathway for advances in sequential equivalence checking, which has been found to be a very hard problem. The intellectual merit of the research work was that, it showed that efficient and scalable sequential equivalence checking is possible using refinement-based verification. Using our equivalence checker, we were able to handle circuits with as many as 0.5 million gates in very efficient time. As such, refinement-based verification directly exploits the shared structure of the two circuits. Refinement-based verification is based on the construction of refinement maps, which are functions that map states of the modified circuit onto states of the original circuit.
![iet computer and digital techniques iet computer and digital techniques](https://i1.rgstatic.net/publication/284396161_Intensive_computing_on_a_large_data_volume_with_a_short-vector_single_instruction_multiple_data_processor/links/5736098308ae298602e09e48/largepreview.png)
We developed the first refinement-based equivalence checker for certain type of digital circuits called elastic circuits. Current state-of-the-art sequential equivalence checkers turn the problem essentially into a model checking problem, a verification technology where the shared structure of the two circuits is not directly exploited by the verification algorithms. If the modifications involve sequential elements (such as registers and flip-flops), then sequential equivalence checking is required. This technique is called equivalence checking. Rather than re-verifying the circuit after each modification, the updated circuits are checked for equivalence with one of the initial versions of the circuit that was thoroughly verified. In commercial design cycles in the semiconductor industry, large circuits are often constantly modified and tinkered.
![iet computer and digital techniques iet computer and digital techniques](https://html.scirp.org/file/2-7600821x11.png)
Our key contribution in this project was to the area of formal equivalence checking. The problem of equivalence checking is as follows. Their policies may differ from this site. Some links on this page may take you to non-federal websites.
#IET COMPUTER AND DIGITAL TECHNIQUES FULL#
Some full text articles may not yet be available without a charge during the embargo (administrative interval). When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. PUBLICATIONS PRODUCED AS A RESULT OF THIS RESEARCH The non-pipelined machine can then be easily compared with high-level specifications using existing verification techniques. The overall approach is to use high-level refinement-based transformations to reduce the nano-pipelined circuit/system to be verified, in incremental steps, to a functionally equivalent non-pipelined synchronous machine. The verification solutions are based on refinement, a notion of equivalence used to compare systems defined at very disparate levels of abstraction. This research seeks to develop solutions to enable efficient and scalable verification of pipelined circuits and systems at the nanoscale. Pipeline implementations at the nanoscale are very complex and prone to errors. One of the key optimizations used extensively in digital design is hardware pipelining, which is similar in operation to the pipelined automotive assembly line. Scalable verification technology at the nanoscale for developing reliable and bug-free designs is therefore a requirement for the growth and impact of digital systems in the nano-era. A majority of these applications will be safety critical applications in which the cost of failure will result in loss of human life and exceedingly high economic costs. The ability to develop minuscule Integrated Chips that implement exceedingly complex systems will impact all aspects of human development ranging from medicine to space exploration. The continuing and accelerated advancement of nanotechnology promises a future in which computing will be truly ubiquitous.
#IET COMPUTER AND DIGITAL TECHNIQUES SOFTWARE#
Software & Hardware Foundation, EPSCoR Co-FundingĠ40100 NSF RESEARCH & RELATED ACTIVIT 040100 NSF RESEARCH & RELATED ACTIVIT Primary Place of Performance Congressional District:
![iet computer and digital techniques iet computer and digital techniques](https://www.anirban-sengupta.com/images/Presentation2.png)